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[571 ABSTRACT 
A multi-rate digital command system is disclosed which 
uses the composite signal of a p-type ranging system as 
a subcarrier to transmit range codes and data from a 
station to a receiver where the range codes are sequen- 
tially phase modulated on a subcarrier of frequency fsc 
by one of its own subharmonics as follows: 
ci = f& f,.l2' 
and data is phase modulated on a selected ranging 
component, Ci, where i is a number selected from the 
are transmitted. A range cleanup loop in a spacecraft 
locks the phase of a locally generated reference com- 
ponent Ci to a received ranging component Ci and 
retransmits the component to a ground station. When 
the inverse phase, c, of a ranging component is re- 
ceived and detected, the cleanup loop is modified to 
demodulate phase modulated command symbols while 
continuing tracking the same ranging component Ct. 
The command symbol rate is coherently related to the 
ranging signal component bit rate. 
sequence 1,2 ... n in which the ranging components 
19 Claims, 5 Drawing &wes 
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using the same detector, and without the need to pro- 
vide a symbol tracking loop. 
These and other objects of the invention are achieved 
in a range tracking system having a code regenerative 
5 cleanup loop by using the subcarrier sequentially mod- 
ulated for ranging as a command signal subcarrier, thus 
obviating the need for a separate command subcarrier 
channel from the spacecraft. The subcarrier of fre- 
quency fHc is phase modulated for ranging by one of its 
MULTIPLE RATE DIGITAL COMMAND 
DETECTION SYSTEM WITH RANGE CLEAN-UP 
CAPABILITY 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law IO own subharmonics, as follows: 
85-568 (72 Stat. 435; U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
4,O 12,696 
This invention relates to command and ranging sys- where e indicates modulo 2 addition if the subcamer is 
tems, and more particularly to a method and apparatus I 5 a squarewave Signal Of levels 0 and 1 9  Or multiplication 
for multiple rate digital command detection with range if the subcarrier is a squarewave Signal of peak kvek 
cleanup capability upon transmitting commands to a +I and -1 and n denotes that the ranging code compo- 
spacecraft on the ranging subcarrier. nents are used sequentially by first sending the code 
Most spacecraft employ phase-locked receivers that component CI for a Period of time, than C P ~  and SO on 
track an unmodulated (or residual) uplink carrier sig- 20 to the nfh component, each time increasing the value of 
nal. Consequently, all information transmitted to the n. A function generating means in the cleanup loop 
spacecraft must be such that, when modulated onto the initially generates components Cl and Cz until the com- 
carrier signal, the information contained in the modula- ponent C1 is received and correlated by a first correlat- 
tion sidebands falls outside the receiver tracking loop ing means. The Imp tracks C1 until the signal Cf is 
bandwidth. Because of this, infomation signals con- 25 received and correlated by a second correlating means, 
aining a large amount of low-frequency energy (such at which time a second detection means threshold de- 
as command or ranging signals) must first be modu- tects the received signal C,. The function generating 
lated onto an intermediate carrier (or subcarrier) be- means is then switched to generate components CP and 
fore finally being modulated onto the carrier. The in- CS by control means in response to the first and second 
troduction of the subcarrier, however, is not a “cure- 30 detection means. Once that switching is done, the loop 
all” since in order to coherently demodulate the infor- tracks the received signal Cs. When the second detec- 
mation signal one must coherently track the subcarrier tion means detects the component CS, the control 
in addition to the carrier and data. The standard ap- means again switches the function generating means to 
proach is to provide independent tracking loops to generate components CS and C4 in place of respective 
“track-out’’ all of the information contained in each of 35 components Cz and CS. The cleanup loop process con- 
the carriers. tinues, each time tracking the next component in se- 
In thell past a dedicated unmodulated carrier uplink quence until a command is to be transmitted to the 
signal has been required for a spacecraft narrow-band, spacecraft. At that time the complement Ci of the com- 
phase-locked-loop receiver to track signals from the ponent thenbeing transmitted is substituted for the 
ground. Low frequency signals, such as commands to 40 component Ci in the ranging subcarrier. Once the com- 
the, spacecraft, have been required to fall outside the ponent CI is received and detected by the first detec- 
tracking loop bandwidth and have been first modulated tion means, the control means activates mode control 
onto an intermediate carrier or subcarrier before being switches in the system from a first position to a second 
modulated onto the carrier. This required that the position, thus converting the system from an acquisi- 
spacecraft provide independent tracking loops to de- 45 tion mode to a command demodulation mode during 
modulate all of the information on these carriers and which the cleanup loop continues to track the range 
subcarriers. Additionally, a separate subcarrier channel code component C1. The sign of the output from the 
was required for ranging. first correlating means at the end of each symbol time 
In respect to ranging information, binary coded, se- will constitute a command symbol coupled out of the 
quential acquisition ranging systems of the so-called 50 loop through a first modEswitch. 
*type have been used in an arrangement disclosed in Once the complement Ci is detected, and the demod- 
the, U.S. Pat. No. 3,659,292. Ranging systems of that ulation mode is initiated, the input to the first correlat- 
type are improved by a code regenerative cleanup loop ing means is modified through a second mode switch to 
disclosed in U.S. Pat. No. 3,729,736. The cleanup loop detect and compensate for the sign of each symbol 
technique is to track and detect in sequence binary 55 being correlated in order that the cleanup loop con- 
codes phase modulated on a subcarrier where the range tinue to track the component Ci even though the sub- 
code period is successively increased for greater range carrier is then being modulated with data such that it is 
resolution. In practice, the subcarrier and modulating initially but is subsequently Ci for different symbol 
range code bit rates are related by a power of two, but periods according to the command being transmitted. 
such a restraint is not necessarv. 60 The cleanup loop is modified through a third mode 
switch to operate-= a data-aided phase-locked loop for 
more accurate tracking of Ci during the command OBJECTS AND SUMMARY OF THE INVENTION - 
An object of this invention is to provide a command 
system for communication with a spacecraft using a When a component Ci+l is received, the second cor- 
composite signal for a subcarrier in such a way that it 65 relating and detecting means will detect it and cause 
can also convey range information. the mode switches to revert to the acquisition mode, 
A further object of this invention is to provide opti- and at the same time step the function generating 
mum detection of the command and ranging signals means to the generation of components C1+, and Ci+*. 
demodulation mode. 
4,O 12,696 
3 
If at any time the correlating and detection means fail 
to detect any code component, the control means will 
deactivate the mode switches to revert to the acquisi- 
tion mode and at the same time revert to the generation 
of codes C1 and C,. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be under- 
stood from the following description when read in con- 
nection with the accompanying drawings. 
4 
fange component. Thus, the subcarrier signal received 
consists of a signal of frequencyJVc phase modulated by 
one of its own subharmonics. For example, after ini- 
tially sending component C1 for a sufficient period of 
5 time, the component Cz is sent, then C.1, and so on, 
where each component is represented by 
n n .L,. c; = .fm Q- 
2' 
I O  
(2)  
BRIEF DESCRIPTION OF THE DRAWINGS r d e n o t e s  a square wave, and denotes modulo 2 
addition, if the squarewave levels are 0, 1, or denotes 
multiplication if the levels are +1, -1. 
The cleanup loop is comprises of two main sections: 
a lock detection section 12, and a phase error detection 
section 13. The latter section operates essentiaily like a 
Phase-locked loop to maintain the reference code ci 
from the function generator in phase with the received 
FIG. 4 is a logic diagram of control means (lock and 20 subcarrier signal C,. It is the lock detection section 
which determines the code Ci to be furnished to the 
FIG. 5 illustrates phase error detection section and to the transmitter to 
be retransmitted to the ground station, and the code 
ci+l to be used in detecting a transition of the received 
Included in the look detection section are two corre- 
lators 14 and 15 for correlating the respective compo- 
nents Ci and Ci+l from the function generator 11 with 
Before proceeding with a description of the present the range code being received. A mixer (exclusive-OR 
invention, the range cleanup loop disclosed in the 30 circuit) 16 CffeCtivelY compares the reference compo- 
aforesaid U.S. Pat. No. 3,729,736 will first be intro- nent Ci with the incoming range component to produce 
duced in general terms. a bit 0 output when they are alike and a bit I output 
The range from a ground tracking station to a space- when they are not alike. For example, assuming the 
craft is determined by measuring the round-trip time function generator component ci is equal to the range 
required for a ranging code sequence signal to be trans- 35 code CP, the output of the mixer 16 is given by the 
mitted from the station to the spacecraft and tran- equation Xtr = Ci e CP. Given that Ci and CP are in 
sponded back to the ground station. In typical existing phase, as they are made to be by the phase error detec- 
spacecraft, the ranging transponders demodulate the tion section, X,, will be equal to a bit 0 at all times. X, 
received ranging signal and remodulate it onto a differ- is sampled for accumulation over a period of 4MTs,, 
ent RF carrier for retransmission to the earth. 40 where T, = l&J.., is the subcarrier (basic) frequency 
A major problem with such transponders is that both (is . ,  the frequency of C,A and M is the number of 
the received ranging signal and the receiver noise are subcarrier cycles per phase correction (phase bump 1 in 
retransmitted on the downlink. This means that when the phase shifter 10. Upon multiplying Ci+, by the 
the signal to noise ratio of uplink ranging channel is range code, CP, the output of a mixer 17 given by the 
below unity, most of the downlink ranging power is 45 equation XI, = Ci+( e Cz which will be equal to a bit 1 
wasted on transmitting receiver noise rather than rang- and a bit 0 for equal periods of each cycle of the refer- 
ing signal. The problem is extremeley severe on outer ence Ci+l. When samples of the signal X,, are accumu- 
planet missions. lated by counting up for each sample that is a bit 0 and 
To overcome the problem of retransmission of re- down for each sample that is a bit I ,  a corrclation signal 
ceiver noise, a digital signal processing system was SO S,, increases monotonically such that at the end of a 
developed to regenerate a binary coded sequential total period of 4MT,., a positive threshold level, +T, is 
ranging component in the spacecraft for transmission exceeded. A threshold detector 18 detects that condi- 
to the ground. That system, called a cleanup loop, tion and emits a signal effectively indicating SA = +T. 
phase locks on the received ranging component and Meantime samples of the signal XIJ are accumulated in 
generates a clean replica of the received ranging com- 55 a similar manner, but the correlation signal SI, (sum of 
ponent for retransmission on the downlink. It is in the the accumulated samples) oscillates about zero. Conse- 
context of that development that the present invention quently, a thrcshold detector 19 detects that the thresh- 
has been made. The concept of the invention is to use old level of ztT is not cxceeded and emits a signal effec- 
the cleanup loop to demodulate command symbols tively indicating Sn = 0. This condition, S,,= +T and Sn 
modulated on a ranging code. 60 = 0, indicates that the cleanup loop is tracking the 
Referring to FIG. 1, the cleanup loop is actually a correct component, i.e., that Ci from the function gen- 
generalization of a phase-locked loop wherein the loop erator equals the input range code CP. 
voltage-controlled oscillator (VCO) is replaced by a When the input range code is stepped to C:$ the signal 
phase shifter (bumper) 10 and a function generator 11. X,, = CPe C:, will be equal to a bit 1 and a bit 0 for equal 
The function generator provides a synchronous version 65 periods of each cycle of the received signal C:,. Conse- 
of the range code component Ci being received. In quently, the threshold detected correlation signal Sd 
addition, the function generator also provides a second will go to zero. Meantime the signal XIJ = CP+, 8 C3 will 
range code component Ci+, consisting of the next lower either be constantly a bit 0 or constantly a bit 1 accord- 
FIG. 1 is a functional block diagram of the present 
FIG. 2 illustrates schematically the implementation 15 
FIG. 3 is 
invention. 
of a function generator for the system of FIG. 1. 
waveform timing diagram useful in ex- 
plaining the operation of the function generator of FIG. 
2. 
code select logic) for the system of FIG. 1. 
preferred arrangement for a first 
correlating and lock detecting means of a cleanup in 
the system of FIG. 1 with compensation for data de- 
modulation during a demodulating mode of operation. 25 range code to the next range code in sequence. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
4,O 12,696 
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ing to whether Cz+l is in phase with C3 or a half code tion, and to interrupt the range code sequence at any 
period out of phase with Ca. Assuming the in-phase desired step for transmission of command codes over 
condition, the correlation signal S b  will exceed +T. This the ranging channel. That is done by transmitting tke 
condition, S.4 = 0, .Yo = +T, indicates that the cleanup complement of a selected component Ci, namely Ci, 
loop should be stepped from Ci = C, to Ci = Ca with a 5 detecting that complement in the cleanup loop and 
positive phase, i.e., with the same phase for Ca as be- switching the cleanup loop from a ranging code acqui- 
fore, and C,+I = C+ If the out-of-phase condition had sition mode to a data demodulation mode. The data 
existed, the correlation signal St, would have exceeded modulated on the subcarrier (at the symbol rate equal 
-T. This condition, S.4 = 0, SO = -T, indicates that the to the period of the ranging code component Ci) is then 
cleanup loop should be stepped to Ci = -Ca and Ci+l= 10 demodulated by the cleanup loop, i.e., by the first part 
C4, with a phase reversal of Cx. Should the input range of the correlator 14 since the sign of an in-phase bit 
code be stopped, or otherwise lost, both correlation integrator 37 at the end symbol bit time T, represents 
signals S,, and SI, will go to zero, indicating that there is the data (bit 1 when negative and bit 0 when positive). 
no input signal and that the function generator should In that manner, the functions of ranging and command 
restart the acquisition sequence with Ci= Cl and Ci+, = 15 of a spacecraft are combined in the ranging channel 
G. In that manncr the range cleanup loop will be pre- without any need to provide a symbol tracking loop. 
pared for the next time a range code sequence is trans- The complement c, is not transmitted by the ground 
mitted by the ground station. station until after the range code Ci has been transmit- 
The foregoing summarizes the operation of the lock ted for sufficient time to assure that the cleanup loop is 
correlators 14, 15 and detectors 18, 19 in a simple *O properly tracking. The threshold detected correlation 
cleanup loop similar to the one disclosed in the afore- signals S.4 and Su are at that time at +T and__O, respec- 
said U.S. Pat. No. 3,729,736. A logic network 20 re- tively. Upon transmitting the complement Ci, the sig- 
sponds to the threshold detected correlation signals SA nals S A  and So will go to -T and 0. Only the signals SA 
and SS to control (select) the components Ci and Ci+l will change since the lower frequency Ci+i from the 
out of the function generator. The received signal is 25 function generator is still producing an output from the 
phase detected using a transition sample selector 21 by mixer 17 that alternates with the Same period. It  is only 
sampling the value of the received signal at transition the output from the mixer 16 that will change in sign 
instances of the ci reference signal. The resulting Sam- from a bit 0 to bit 1, Le., from positive to negative. 
ples are accumulated for MT,, in an accumulator 22. Consequently, the accumulator 37 and its following 
The sign (most significant bit) of the value for each 30 accumulators 38 and 39 will increase monotonically in 
accumulation period is filtered by a loop filter 23 to the negative direction, while an accumulator 40 at the 
provide a phase error signal which will phase shift the output of the mixer 17 oscillates about zero, Come- 
function generator by inhibiting clock pulses to be quently after an accumulating period of 4MTs,., the 
counted from a Source 24 (negative phase shift for a 35 correlation signal S,, will exceed -T, and the correla- 
negative error) or by effectively weighting clock Pulses tion signal Sa will still be at substantially 0. This condi- 
to be counted by a factor of 2 (positive phase shift for tion ( S A  = -T, SO = 0) is detected by the logic network 
a positive error). The phase shifter is implemented to 20 to activate a mode control unit 41 which changes 
provide a phase shift correction for every M subcarrier switches SI, S4 and Ssfrom the acquisition ( ACQ) mode 
Cycles (i.% Once for every M cycles of the subcarrier 4o position shown to the demodulation (DEMOD) mode 
&I-). for demodulation of data phase-shift modulated on the 
FIG. 2 illustrates schematically the organization of subcarrier at a symbol rate equal to the symbol rate of 
the function generator 11. A binary counter having the range code Ci, Le., modulated with a symbol period 
Stages 0 through N driven by clock Pulses from the T, equal to the period of the ranging code Ci. The sign 
Source 24 generated at a frequency 2dk Phase shifted 45 (SGN) of the accumulator 37 is the demodulated data 
(bumped) and then frequency divided bY R in a fie- and is transmitted through the switch Sa. That sign is 
quency divider 25. The output of the first Stage is there- indicated in FIG. 1 by a separate block 42, but in prac- 
fore a squarewave signal C, at a frequency hf;.,. Mixers tice it is actually the most significant bit of the accumu- 
(exclusive-OR circuits) 30 and 31 combine the outputs lator 37. 
equations with the selection of the range code component Ci, and 
the phase error detection section 13 must continue to 
( 3 )  track the component Ci, even though the complement 
( 4 )  c i s  being received to switch to the acquisition mode, 
55 the correlation sign of the accumulator 22 is multiplied 
These cquations conform to the general equation ( 1 ) in a mixer (exclusive-OR circuit) 43 by the sign of the 
and to the more specific equation (2 )  set forth herein- accumulator 38. These signs denoted by blocks 44 and 
before. The waveforms for the first two sets (C1, C,) 45 are in actuality the most significant bits of respective 
and (C,, C,) of components Ci, Ci+l are shown in FIG. accumulators 38 and 46. 
3. The “restart” position for ganged switches SI and S, 60 It should be noted that the total accumulation pro- 
is shown. As the switch SI  is stepped from stage to stage vided by the accumulators 37 and 38 is equal to the 
of the counter, the switch S, is stepped ahead of it one total accumulation provided by the acumulator 22, 
stage. which is an accumulation over a total period MT,,, 
As noted hereinbefore, the concept of the present where M is the number of subcarrier cycles per phase 
invention is to transmit a range code sequence from a 65 correction and T,, = I/&, as noted hereinbefore. In 
ground station to a spacecraft over a single ranging practice, the total period h4Tfir is selected to be equal to 
channel, to track each range code Ci by the cleanup the greatest range resolution desired, which is typically 
loop, to transmit each range code Ci back to the sta- 1 second for a range resolution of 1 /go00 parts to 1, 
of successive pairs of stages according to the following Since the look detection section 12 must continue 
e; = c;J? 
c,+, = c,, 0 c;J(?’ ’ ) 
7 
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Le., where T,, the range code symbol time, may vary tive, the output of the accumulator 47 is multiplied by 
from 1/8000 sec to 1 sec. +I .  The input to the accumulator 46 is thus always of 
The accumulators 37 and 38 are implemented such the appropriate sign to compensate for the phase track- 
that the accumulator 37 will accumulate for the symbol ing error. 
period T,, and the accumuiator 38 will accumulate for 5 Before describing a preferred implementation of an 
the period MT,,. The accumulator 22 is implemented exemplary system, a few constraints will be discussed 
in exactly the same manner Using an aCCUmUlatOr 47 to within which the system must operate. First, the corn- 
accumulate for symbol period T,, and the accumulator mand bit rate is coherently related to the subcarrier 
46 to accumulate for the period MT,,. Thus, while the rate. f i e  reason for this is ease of generation of com- 
total period MT,,. is predetermined and constant. the 10 mand signals of the ground, as well as the reference 
period T, will vary as Ci varies. Consequently, the com- components, ci, in the spacecraft. Actually, only SYS- 
ponent ci controls the accllmulators 37 and 47. At the terns wherein the subcarrier and bit rates are related by 
end of each C, period, the contents of the acc~mulators a power of 2 will be contemplated, although this con- 
37 and 47 are summed with the contents of the respec- straint is not absolutely necessary, as noted hereinbe- 
tivc accumulators 38 and 46 which are reset after each 15 fore. Second, systems having multiple command rate 
capabilities will be contemplated with the proviso that MTsc period. 
the lowest symbol rate is one symbol per second and While in the acquisition mode, and clearly tracking range code C,,  the reception and correlation of the 
tion gcnerator will produce negative signs 44,45 at the 20 
accumulators 38 and 46 which, upon being multiplied 
in the mixer 43, produces a positive error signal to 
maintain phaselock during the initial MT,, periods of 
the range code c,. After a minimum of four times that 
that a particular symbol rate will only be used if the 
exceeds 10 dB (P, < lo-”). Finally, the received signal 
at the spacecraft will be allowed to undergo a doppler 
frequency shift. For a more complete description of 
parameters for the system, reference is made to a re- 
input signal with the component ci from the func- symbol energy-to-noise density ratio at that symbol rate 
period, the accumulator 39 completes correlation in 25 port by James R. Lesh 
the lock detection section 12 to produce a signal S,, that 
exceeds the negative threshold, -T. The logic network 
20 then actuates the control unit 41 to switch the sys- 
tern to the demodulation mode by moving UP switches 
SI, S, and S,. 
Immediately upon switching to the demodulation 
mode, the sign 42 will be initially negative, and will 
become positive from time to time according to the 
data modulated on the subcarrier component Ci. It is 
desirable to present the accumulator 38 with only posi- 35 
tive sums from the accumulator 37 in order that the 
logic network determine that it is tracking the correct 
component. To accomplish that, the switch S4 connects 
the input of the accumulator 38 to a mixer 48 which 
effectively multiplies the output of the accumulator 37 40 
by -I when its sign 42 is negative. The result is that 
during the demodulation mode, the output of the accu- 
mulator 38 is always positive once the switch S4 is in the 
DEMOD position. The mixer 43 then receives only a There are other possible states, such as s, = -+T and Se 
positive sign to effectively multiply the output of the 45 =-+T, but only those states in which either sA or so is 
accumulator 22 by a after the initial 4 m S ,  Period zero are of interest, the rest of the possible states are 
of the received signal Ci. In that manner the compensa- “don’t care’) states. 
it takes to recognize the signalT5; and activate the con- 50 ofin-phase (1) and quadrature (0) signals, as shown in 
trol unit 41 to the DEMOD mode. Thereafter, it is as if 
the mixer 43 were not present because the sign 44 of 
the accumulator 38 is always positive during the de- 
modulation mode even though the sign 42 of the accu- 
mulator 37 is sometimes positive and sometimes nega- 55  
tive as the data is demodulated. 
“A Digita1 
Command Detection System with. Range Ca- 
pabib’” in the Deep Space Network Program Report 
42-269 Pp. 91-1017 Apr. 159 1975- 
The lock and code selection logic network 20 Will 
30 now be described with reference to FIG. 4, but first the 
five possible states of the threshold detected correla- 
tion signals SA and Sn that are of interest will be re- 
viewed with reference to the followng table. 
TABLE I 
LOCK & CODE SELECT LOGIC 
St Sn INITIATE FUNCTION - 
0 0 No Signal: Restart 
0 +T Step to Ci+l (Pos. Phase) 
0 -T Step to C,+l (Neg. Phase) 
+T 0 rracking Correct Cornp. Ci 
-T 0 End ACQ - Start DEMOD 
tion introduced by the Output Of the accu- 
mulator 2 by -1 in the mixer 43 is only during the time To implement the functions, the threshold detectors 18 and 19 are implemented to provide respective pairs 
the following tables 
~ 
TABLE I1 
s,, Threshold Detector 
S,, +T LEPTl= I 
S,, > +T LEPTI = 0 
S,, < -T GENT1 = 0 
s,, -’r GENTI = I 
It should be noted that the sign of the accumulator 47 
in the phase error detection section 13 is also some- 
times positive and sometimes negative due to the data 
modulated on the subcarrier signal received. To nullify 60 
the effect of the sign alternating in the phase error 
detection section, the sign 42 of the accumulator 37 is 
applied to a mixer 49. The output of the mixer 49 is 
TABLE 111 - 
St, Threshold Detector 
connected to the input of the accumulator 46 during Sf, +T LEPTQs I 
Sf, -T GENTQ= I the DEMOD mode by the switch Ss. The result is that 65 Sf> > +T LEPTQ = 0 
when the sign 42 of the accumulator 37 is negative, the Si, < -T GENTQ = 0 
negative output of the accumulator 47 is multiplied by 
- 1 ,  and when the output of the accumulator 37 is posi- 
- 
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Each comparator may thus be effectively implemented flop FFI is cleared to permit another single pulse to. be 
by two threshold detectors. One detects when its corre- generated out of the gate Gs. At that time the bit 0 Just 
lation input signal is less (L) than or equal (E) to a entered into the register 51 appears at output QC to 
positive (P) threshold (T), and the other detects when raise the output of a gate Gs to a bit 1. The single pulse 
the input signal is greater (G) than or equal (E) to a 5 out of the inverter 54 is thus reinverted by a NAND 
negative ( N )  threshold (T). It should be noted that in gate G6 to produce a control signal m P  which steps 
this context a negative value of a given absolute value the function generator to the next set of components CP 
is greater than a negative value of greater absolute and CS. 
value, is., greater than a more negative value. The If the correlation signal SI, had exceeded -T, i.e., had 
action states of Table I thus translates into the code IO been negative and exceeded the absolute threshold 
words of the following table value T, while the correlation signal S,, remained at 
zero, the code word produced and entered into the 
register 51 would have been 1110. The output QD of 
that register would have then raised the output of the 
would S i  S, LEPTI GENTI LEPTQ GENTQ 
have been transmitted to the function generator. The 
gate Gs thus provides an OR function to step the func- 0 0 I 1 I I 0 +T 1 1 0 1 
0 -T I I 1 0 tion generator if the correlation signal SI, exceeds +T or 
-T. However, if it exceeds -T, it is known that the +’r o o I 1 1 
20 received code is out of phase with the reference Ci+] --r o I 0 1 I 
TABLE IV 
STATES CODE WORD 
i s  gate Gs to a bit 1 so that again a signal 
When there is no signal, the input code work ( 1 1 1 1 ) to 
the logic network of FIG. 4 is stored in a first buffer 
register 51 at the end of a 4MTw period by a short 
negative going COPY pulse synchronized with a 2CLK 
pulse generated by the clock source at a high frequency 
(32fxr) which is twice the system clock (CLK= 16f,). 
If there is still no signal after the next 4MT, ,period, the 
code word in the register 5 1 is transferred to a register 
52, and the code word ( 1 1 1 1 ) is again entered into the 
register 51. This condition is detected by a NAND gate 
GI. An inverter 53 couples the output of gate GI to a 
NAND gate G, which is then enabled to generate a 
REST-AII’T signal by a flip-flop FF, via a NAND gate G3 
and inverter 54. The flip-flop FFl is cleared (reset) by 
the COPY pulse to enable the gate G3 at the end of the 
COPY pulse. When a high frequency (32f,) clock 
pulse, 2CLK, from the source 24 occurs, the flip-flop is 
set to disable the gate G3, thus producing a single nega- 
tive going pulse at the output of the gate GS that is 
inverted by the inverter 54. The inverted pulse is then 
transmitted by the gate G2 as a signal to 
reset the function generator C,  and CP at the beginning 
of a new 4MMTs, period. At the same time the output 
of a NAND gate G., will be 1 due to an inverter 55 
_ _  ___. 
=CP. Consequently, in ste’pping the local reference Ci to 
cP, it is necessary to invert the phase of the reference. 
The control signal for inverting the phase is produced 
by a NAND gate GI which is enabled by the output QD 
25 of the register 51 via an inverter 56 at the same time the 
NAND gate G, is enabled via the NAND gate Gs. 
Each time a step control signal is generated, or when- 
ever a restart signal is generated, the flip-flop FFP is 
reset via a NAND gate Go and an inverter 57 to assure 
At any time that the complement of a current ranging 
code is transmitted by the ground station, to signal that 
data follows, the correlation signal S ,  (which just prior 
to that time will have exceeded +T) will exceed the 
35 threshold level T in the negative direction after a full 
4MT, period. Consequently, the code word entered 
into the register 51 at the end of that full 4MT, period 
will be 10 1 1. The bit 0 at the QB output of the register 
51 is inverted by the inverter 55 making all inputs to 
40 the gate G4 equal to a bit 1. The output of the gate G4 
is thus driven to a bit 0 so that the flip-flop FF2 is set to 
transmit a DEMOD signal to the control unit 41 (FIG. 
1) via an inverter 58. 
To avoid the possibility of setting the flip-flop FF2 
45 even before acauiring lock, and thus entering the 
30 that a DEMOD signal is not generated. 
DEMOD mode premaiurely, a flip-flop FF3 is reset by 
coupling the QB output of the register 51 to an input of the negative goin pulse and then set by a 
that gate. Consequently, the output of the gate G4 Will m s i g n a l .  The $output of that flip-flop FF3 is con- 
not affect a 0-setting flip-flop FF2. That flip-flop Will nected to an additional reset input of the flip-flop FF2. 
normally be in the reset state and will be set only when 50 In summary, the threshold detected correlation sig- 
all input terminals of the gate G4 are equal to 1. nals SA and So are produced as paired in-phase and 
Assuming a normal sequence of events following a quadrature signals LEPTI, GENTI and LEPTQ, 
“restart”, the ranging code CI is received first and GENTQ to signify: (1 )  when no signal is present, at 
correlated with the local references CI and cz. After a which time the lock and code select logic of FIG. 4 
sufficient time to acquire and lock on the component 55 emits a signal RESTART; (2) when a new ranging code 
C1, the correlation signal S,, will exceed the threshold Ci+] is received, at which time the logic emits a signal 
+T, while the correlation signal SI, will continue to be (3 ) when the new ranging code Ci+l received is 
less than “T but greater than -T, Le., between +T and 180” out of phase with the reference component Ci+, 
-T. Consequently, the action state indicated produces being generated, at which time a signal is also 
the code word 01 I 1 which signifies to the lock and 60 emitted along with the signal and (4) when the 
code select logic of FIG. 4 that the current code Ci is ranging code Ci being received is inverted ( 180” out of 
being tracked, and that is all. No action is initiated. phase with the reference component Ci being gener- 
Later when the code Cp is received, the correlation ated), at which time a signal DEMOD is emitted by the 
to zero and the correlation signal StJ logic. The DEMOD signal is stored in the flip-flop FF2 
Assuming it exceeds +T, the action 65 until a RESTART or a m P  signal is emitted. At that 
state indicated by the signals S,, and St, produces the time the flip-flop FF2 is reset. In the meantime, the 
code word 1101 at the end of a period 4MTx,, which is control unit 41 maintains the switches Sa, S4 and S S  in 
entered into the register 51. At the same time the flip- the DEMOD position. 
11 
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The control unit 41 is shown schematically as an selected to be a fixed whole number of symbols pe- 
electromechanical unit, such as a relay with ganged riods, T,, for any reference component Cr from CI 
contacts, but in practice the switches are implemented through Cn, such that a signal TSPRST also occurs 
with solid-state switches to reduce size, weight and when a signal MTSC occurs. The result is that while the 
power. The stepping switches St and S2 of the function 5 counter 60 accumulates correlation samples for a vari- 
generator 11 shown schematically in FIG. 3 are also able period T,, the storage register 62 accumulates for 
implemented with solid state switches using a ring a period MT,~. The storage register 65 is reset by a 
counter, Or the equivalent of a ring counter, to step signal 4MTSC, generated by the timing generator 32 
through the reference components CI, CZ . . . C, in every four MT,, periods to conclude a correlation pe- sequence until reset by the signal RESTART. At each 10 riod of 4 ~ , .  At that time, the output of the register 
is selected to produce the reference components Ct and detector 18 (FIG. 1 ) by comparing it to +T and -T as 
Cf+l. The signal INVERT is a short pulse which is used to both sign and 
in the function generator to effectively reset every state In practice a single adder can be used to implement 
time connect it between the counter 60 and the regster of components Ct and Cr+l being generated. The arrangement for an exemplarv embodiment of 
state of the ring cOunter a Pair of adjacent components (denoted Sa in FIG. 1 ) is threshold detected in the 
to its Opposite state* thus inverting the phase Of the Pair l5 the adders 61 and 66 by using a multiplexer to at one 
the correlator 14 will now be dkribkd with reference 
to FIG. 5. An updown counter 60 receives at its input 
the output of the mixer (exclusive-OR circuit) 16, and 
effectively counts up each clock pulse, CLK, applied 
when its input is a logical 0 and down when it is not. As 
noted hereinbefore the rate of these clock pulses is 
selected to be 16 timesf,. For example, iff* is selected 
to be 16KHz, the frequency of the clock pulses, CLK, 
generated by the source 24 (FIG. 1) is 256 KHz. The 
input is thus sampled at the fixed rate of 256KHz. A 
reset TSPRST generated by a timing pulse generator 32 
(FIG. 2) resets the counter 60 at the end of each refer- 
ence Cr period, thus providing accumulation in the 
counter 60 for a symbol period T, of Cf. At the same 
time, the content of the counter is added through an 
adder 61 to the content of a storage register 62 to 
continue accumulating samples in response to a TSP 
pulse. 
The counter 60 is connected to the adder 61 via a 
bank 63 of exclusive-OR gates such that, under normal 
operation in the acquisition mode, the content of the 
counter 60 is transmitted unaltered. When in the 
DEMOD mode, and AND circuit (NAND gate and 
inverter) 64 transmits a bit 1 to the second input termi- 
nal of every exclusive-OR gate in the bank 63, thereby 
causing, the bank 63 to transmit to the adder 61 the 
ONES complement of counter 60 when the sign, SGN, 
of the counter is negative (bit 1). The sign is the most 
significant bit of the counter which becomes a bit 1 
only when the counter counts down through zero. The 
counter 60 is made sufficiently large not to overflow 
while counting up-down, The simal SGN thus gated by 
the AND circuit 64 to control the bank of exclusive-OR 
gates is also applied to the carry input terminal at the 
least significant bit position of the adder 61 to form the 
two's complement of the content of the counter 60 as it 
is added to the content of the storage register 62. In 
that manner, the absolute correlation value of each 
symbol correlated during the DEMOD mode is added. 
Since the output of the AND circuit 64 is the sign of 
each symbol correlation value, that output is also the 
demodulated command symbol received during the 
DEMOD mode of operation. 
At the end of each MT, period, where M is the num- 
ber of subcarrier cycles per phase correction in the 
phase shifter 10 (FIG. 1) and TSc is the period of the 
basic subcarrier frequency f, as noted hereinbefore, a 
signal MTSC is generated by the timing generator 32 
(FIG. 2) to reset the storage register 62 and at the same 
time add its content to the content of a storage register 
65 through an adder 66. In practice, the period MT, is 
62, and at another time between the register 62 an> the 
register 65. This can be done to conserve both weight 
The correlator 15, which accumulates correlation 
samples over a period of 4MTW could be implemented 
in a manner similar to that shown for the correlator 14 
in FIG. 5, but without the bank of exclusive-OR gates. 
25 However, it is preferably implemented as an up-down 
counter of sufficient length to accumulate for the pe- 
riod 4MTw without any overflow. At the end of each 
4MTw period, the signal 4M'lXC resets the accumula- 
tor 40 (FIG. 1) and at the same time compares its 
The accumulator 22 is implemented in a manner 
strictly analogous to the accumulators for the correla- 
tor 14, as described with reference to FIG. 5, with the 
mixer 49 and mode control switch Ss implemented by a 
35 bank of exclusive-OR gates, just as the mixer 48 and 
switch S, are implemented by the bank of exclusive-OR 
gates 63 shown in FIG. 5. 
Although a particular embodiment of the invention 
has been described and illustrated herein, it is recog- 
40 nized that modifications and equivalents may readily 
occur to those skilled in the art. For example, the con- 
stant K in equation (1) has been selected to be the 
integer 2 for more convenient implementation, but it 
may be any whole integer greater than 1. Conse- 
45 quently, it is intended that the claims be interpreted to 
cover such modifications and equivalents. 
2o and power. 
30 output, Sb,  with fT in the threshold detector 19. 
What is claimed is: 
1. In a ptype ranging system which uses a sequence 
of composite ranging code signals transmitted by a 
station to a receiver having a cleanup loop that gener- 
ates a synchronous reference code signal for each rang- 
ing code signal received in sequence, each reference 
code signal being retransmitted as a replica of each 
5s sequential ranging code signal received, a system for 
detecting command symbols phase modulated onto a 
composite ranging code signal at a command symbol 
rate coherently related to the symbol rate of the rang- 
ing code signal being transmitted at the time by the 
60 station, thus using the ranging code signal as a data 
subcarrier, thereby providing multirate data communi- 
cation without dedicating a separate uplink channel, 
comprising 
lock detection means for correlating said received 
code signal with said reference code signal, and in 
response to correlation values produced, detecting 
when the inverse phase of said ranging code signal 
is being received, 
6s 
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a phase error detection means for producing an error error detected for command symbols phase modulated 
signal proportional to the phase difference between onto the ranging code signal being received. 
a received ranging code and said reference code, 6. A system as defined in claim 5 including 
correcting means responsive to said phase error sig- detecting means within said lock detection means for 
nal for so correcting the phase of said reference 5 detecting when the ranging code signal received is 
code as to phase lock the reference code signal to of the next range code in sequence, and 
the received code signal, means responsive to said detecting means for reset- 
switching means responsive to said correcting means ting said switching means to restore said lock de- 
for switching said lock detection means and said tection means and said phase error detection 
phase error detection means to a demodulating 10 means to an acquisition mode for normal range 
mode of operation upon detecting said inverse code tracking and transmitting. 
phase, said demodulating mode including in said 7. A system as defined in claim 6 wherein said 
lock detection means an arrangement of means for cleanup loop also generates a second reference code 
detecting command symbols at the symbol rate of signal that is a replica of the next ranging code signal to 
said reference code by accumulating correlation 15 be received in sequence, and wherein said means for 
values for each symbol rate period, T,, and deriving detecting when the ranging code signal received is of 
the sign of each correlation sum as a detected com- the next ranging code in sequence is comprised of 
mand symbol, and means for correlating the ranging code signal re- 
means in said phase error detection means responsive ceived with said second reference code signal, 
to said detected command symbols for compensat- 20 means responsive to said correlating means for de- 
ing detected phase error command symbol modula- tecting when correlation of the received ranging 
tion on said received code signal period. signal with said second reference code signal ex- 
2. A system as defined in claim 1 wherein said lock ceeds a predetermined threshold, and 
detection means includes means for accumulating cor- wherein said means within said lock detection means 
relation values for a number of subcarrier cycles SUE- 25 includes means responsive to said threshold detec- 
ciently large to include a whole number of the symbol tion means for stepping the first and second refer- 
rate periods of said reference code by accumulating ence code signal to be correlated with the received 
correlation values in a first accumulating means for ranging code signal to the next set of codes in se- 
each symbol rate period as determined by said refer- quence and for resetting said switching means from 
ence code signal, and accumulating said number of 30 the demodulation mode to' a normal acquisition 
correlation sums from said first accumulating means in mode for the ranging code signal received. 
a second accumulating means, whereby command sym- 8. A system as defined in claim 4 wherein said first 
bok are detected by said first correlation means with- means for accumulating correlation values for each 
out any need for a separate symbol synchronizing loop. symbol period is comprised of digital means for accu- 
3. A system as defined in claim 2 wherein said phase 35 mulating values in digital form each for a period of said 
error detection means includes means for accumulating reference code, and said second accumulating means is 
correlation values for said number Of subcarrier cycles, comprised of an acumulating register and an added for 
and wherein said phase correcting means includes adding the content ofthe digital accumulating means to 
means responsive to the sign Of said second accumulat- the content of said register at the end of each period of 
ing means for automatically compensating the Sign Of 40 said reference code. 
any phase error detected for the phase inversion of said 9. A system as defined in claim 8 wherein said means 
signal component received while that phase reversal is for multiplying each correlation sum from said first 
being detected by said lock detection means before means for accumulating correlation values by the sign 
said mode,switching means switches to said demodulat- of each correlation sum is comprised of a bank of ex- 
ing mode. 45 clusive-OR gates coupling the output of said first accu- 
4. A system as defined in Claim 3 including means mulating means in digital form to said adder, tach 
responsive to said switching means in said demodulat- exclusive-OR gate having its second input terminal 
ing mode for multiplying each Correlation Sum from connected to the sign bit output of said first means 
said first accumulating means to be accumulated in said through gating means, means for enabling said gating 
second accumulating means by the sign Of each corre- 50 means in responsive to said switching means when said 
lation sum, thereby compensating for command sYm- lock detection means is switched to said demodulating 
bok Phase modulated onto the ranging code signal mode, and means for coupling said sign to said adder as 
being recieved and correlated with a reference code a carry into the least significant bit position thereof. 
signal of the same period during said demodulating 10. A system as defined in claim 9 wherein said phase 
mode. 55 correcting means in said phase error detecting means is 
5. A system as defined in claim 4 wherein said accu- connected to the sign bit position of said accumulating 
mulating means in said phase error detection means register in said second accumulating means, 
includes a first phase-error aCCUmUhting meanS for 11. A method of transmitting command symbols 
each symbol rate period as determined by said refer- from a station to a receiver modulated on a subcarrier 
ence code signal and a second accumulating means for 60 signal which is a composite signal, ci, consisting of a 
accumulating correlation SUmS from said first phase- signal of a frequency fsr modulated according to the 
error accumulating means, and means responsive to equation 
said switching means in said demodulating mode for 
error accumulating means to be accumulated in said 65 
second phase-error accumulating means by the sign of 
each correlation sum of said first lock-detection accu- 
mulating means, thereby compensating in the phase 
multiplying each correlation sum from said first phase- c, = f,Ah,Ik' 
where@ indicates modulo 2 addition if the signal levels 
are 0 and 1, or multiplication if the signal levels are + I  
and -1, K is a constant, i is an integer successively 
15 
increased from one in units of one to produce succes- 
sive ranging code components C,, C2 . . ., said receiver 
having a cleanup loop which provides synchronous 
replicas of the sequential ranging code components, C,, 
for retransmission to the station, said method compris- 
ing the 
transmitting the inverse phase of a ranging code, c, 
just prior to the time command symbols are to be 
transmitted, and for a sufficient time for said 
cleanup loop to detect the phase inversion, then 
phase modulating the ranging composite signal at 
the symbol rate of the composite signal such that a 
command symbol period is the same as a ranging 
code component Ci, 
detecting said inverse phase in said cleanup loop and 
converting the mode of operation of the cleanup 
loop to a demodulation mode when the inverse 
phasc is detected, and 
while in said demodulation mode, correlating the 
synchronous replica, Ci, generated by the loop with 
the signal received for successive symbol periods 
for detecting command symbols as the signs of the 
successive correlation periods, and meantime com- 
pensating the cleanup loop for the command sym- 
bol modulation by multiplying the correlation 
value of each symbol period by its sign, thereby 
effectively nullifying the command symbol modula- 
tion during the demodulation mode of operation of 
the loop, whereby the loop continues to generate 
the replica, Ci, with the same phase as before the 
demodulation mode was initiated, 
whereby a multiple rate command system is provided 
without the need for a separate subcarrier channel 
and without the need for a separate synchronizing 
loop in the command symbol detection process. 
12. The method of claim 11 further including the step 
of compensating the cleanup loop for the phase inver- 
sion of the composite signal received while it is being 
correlated and detected by multiplying any phase error 
detected by the loop in tracking the phase of the rang- 
ing component by the sign of correlation values of the 
correlation of the replica with the received signal for 
correlation periods fixed to be some multiple of the 
longest period of the ranging components of the rang- 
ing system. 
13. in a p-type ranging system which uses a sequence 
of composite ranging code signals transmitted by a 
station to a receiver having a cleanup loop that gener- 
ates a synchronous reference code signal for each rang- 
ing code signal received in sequence, each reference 
code signal being retransmitted as a replica of each 
sequential ranging code signal received, a method for 
detecting command symbols phase modulated onto a 
composite ranging code signal at a command symbol 
rate coherently related to the symbol rate of the rang- 
ing code signal being transmitted at the time by the 
station, thus using the ranging code signal as a data 
subcarrier, thereby providing multirate data communi- 
cation without dedicating a separate uplink channel, 
comprising the steps of 
correlating said received code signal with said refer- 
ence code signal, and in response to correlation 
values produced, detecting when the inverse phase 
of said ranging code signal is being received, 
producing an error signal proportional to the phase 
difference between a received ranging code and 
said reference code, 
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correcting the phase of said reference code in re- 
sponse to said phase error signal so as to phase lock 
the reference code signal to the received code 
signal, 
switching said cleanup loop to a demodulating mode 
of operation upon detecting said inverse phase, 
said demodulating mode including detecting com- 
mand symbols at the symbol rate of said reference 
code by accumulating correlation values for each 
symbol rate period, T,, and deriving the sign of 
each correlation sum as a detected command sym- 
bol, 
in response to said detected command symbols, com- 
pensating detected phase error command symbol 
modulation on said received code signal period. 
14. A method as defined in claim 13 wherein the first 
step includes accumulating correlation values for a 
number of subcarrier cycles sufficiently large to in- 
clude a whole number of the symbol rate periods of 
*O said reference code by accumulating correlation values 
in a first accumulating means for each symbol rate 
period as determined by said reference code signal, and 
accumulating said number of correlation sums from 
said first accumulating means in a second accumulating 
25 means, whereby command symbols are detected by 
said first correlation means without any need for a 
separate symbol synchronizing loop. 
15. A method as defined in claim 14 wherein the 
second step includes means for accumulating correla- 
30 tion values for said number of subcarrier cycles, and 
whereby said third step includes automatically com- 
pensating the sign of any phase error detected for the 
phase inversion of said signal component received in 
35 response to the sign of said second accumulating means 
while that phase reversal is being detected before 
switching to said demodulating mode. 
16. A method as defined in claim 15 including the 
step of multiplying each correlation sum from said first 
40 accumulating means to be accumulated in said second 
accumulating means by the sign of each correlation 
sum while in said demodulating mode, thereby com- 
pensating for command symbols phase modulated onto 
the ranging code signal being received and correlated 
45 with a reference code signal of the same period during 
said demodulating mode. 
17. A method as defined in claim 16 wherein said 
phase error detection includes accumulation in a first 
phase-error accumulating means for each symbol rate 
50 period as determined by said reference code signal and 
accumlation in a second accumulating means for accu- 
mulating correlation sums from said first phase-error 
accumulating means, and in response to switching to 
said demodulating mode, multiplying each correlation 
5 5  sum from said first phase-error accumulating means to 
be accumulated in said second phase-error accumulat- 
ing means by the sign of each correlation sum of said 
first lock-detection accumulating means, thereby com- 
pensating in the phase error detected for command 
60 symbols phase modulated onto the ranging code signal 
being received. 
18. A method as defined in claim 17 including the 
step of 
detecting when the ranging code signal received is of 
the next range code is sequence, and 
in response to the detecting step, restoring said 
cleanup loop to its acquisition mode for normal 
range code tracking and transmitting. 
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19, A method as dcfincd in claim 18 wherein said 
cleanup loop also generates a second reference code 
signal that is 8 replica of the next ranging code signal to 
be reccived in sequence, and wherein detecting when 
the ranging code signal received is of the next ranging 
code in sequence is comprised of the steps of 
correlating the ranging code signal received with said 
detecting when correlation of the received ranging 
signal with said second reference code signal ex- 
ceeds a predetermined threshold, and 
stepping the first and second reference code signal to 
be correlated with the received ranging code signal 
to the next set of codes in sequence when said 
second reference code exceeds said threshold and 
resetting said cleanup loop from the demodulation 
mode to its normal acquisition mode for the rang- 
ing code signal received. 
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